Similar Jobs
See allNew Test Engineer, Automotive Robotics
Tenstorrent
Europe
Quality
Silicon Logical Design Principal Engineer
Axelera AI
Europe
RTL
SystemVerilog
Verilog
Physical Design Engineer: Die-to-Die Interface (RTL to GDSII)
Tenstorrent
US
RTL
Python
Staff Engineer, Software Release and Packaging - RISC V
Tenstorrent
North America
Linux
CI/CD
Python
Senior Test Engineer
Axelera AI
Europe
Python
C++
CI/CD
Who You Are:
- Bring 10+ years of SoC or ASIC experience, including a deep understanding of logic design, verification, and emulation platforms.
- Fluent in Verilog or SystemVerilog, C or C++, and SystemC, with hands-on experience using commercial emulators such as ZeBu, Palladium, or Veloce.
- Collaborative and self driven, with a passion for mentoring junior engineers and working cross functionally with architecture, software, and DV teams.
What We Need:
- A passion to build and scale a multi chiplet emulation ecosystem that supports DV, software development, and power or performance debug.
- Comfort in developing testbenches, transactors, monitors, and support systems to enable high quality, high efficiency emulation usage.
- Experience in driving emulation coverage from functional and performance to low level software enablement, and automate as much of the flow as possible.
Tenstorrent
Tenstorrent is leading the industry on cutting-edge AI technology and revolutionizing performance expectations. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and we value collaboration, curiosity, and a commitment to solving hard problems.