Source Job

Europe

  • Lead and grow the silicon logical (digital) design team.
  • Drive the translation of system and micro-architecture specifications into high-quality RTL implementations.
  • Own the end-to-end logical design execution for one or more SoCs, from concept through tape-out.

SystemVerilog Verilog

5 jobs similar to Director of Silicon Logical Design

Jobs ranked by similarity.

Europe

  • Own organization-wide, multi-year technical direction across teams and silicon programs
  • Drive system and micro-architecture specs through high-quality RTL implementation
  • Partner across architecture, verification, physical design, software, product, and DFT

Axelera AI is creating the next-generation AI platform to support anyone who wants to help advancing humanity and improve the world around us. The company has a world-class team of 220+ employees and is headquartered at the High Tech Campus in Eindhoven, Netherlands.

Europe

  • Collaborate with cross-functional teams to clarify design specifications.
  • Architect and implement advanced micro-architectures adhering to performance metrics.
  • Conduct block and system-level RTL coding, ensuring optimal performance.

Axelera AI is creating the next-generation AI platform to support anyone who wants to help advancing humanity and improve the world around us. In just four years, they have raised a total of $120 million and have built a world-class team of 220+ employees, both remotely from 17 different countries and with offices in Europe.

Europe

  • Implement scan insertion, ATPG, Memory BIST, JTAG/IJTAG, and fault simulation flows.
  • Collaborate with RTL, verification, and physical design teams to integrate DFT solutions efficiently.
  • Support silicon bring-up and debug, helping to optimize test coverage and yield.

Axelera AI is creating the next-generation AI platform. They have a world-class team of 220+ employees, including 49+ PhDs, with offices in multiple European countries and are headquartered in Eindhoven, Netherlands.

India

  • Participate in design development tasks throughout the IP development flow.
  • Develop the logic design, RTL coding, and simulation for an IP.
  • Apply strategies to write RTL and optimize the logic to qualify the design.

Altera delivers cutting-edge FPGA, CPLD, and IP technologies, driving innovation in high-speed connectivity and AI acceleration. They empower engineers to design and deploy advanced systems with unmatched flexibility and performance, contributing to shaping the future through innovation.

Europe

  • Guarantee RTL designs are matching specifications and requirements
  • Define, implement and execute verification plans to ensure the designs meet quality and performance goals
  • Build and maintain automated verification environments

Axelera AI is creating the next-generation AI platform. They have a world-class team of 220+ employees, including 49+ PhDs, and are headquartered at the High Tech Campus in Eindhoven, Netherlands with offices across Europe.