As a Senior Silicon Physical Design Engineer, you will play a crucial role in developing cutting-edge multi-core in-memory compute SoCs. Leveraging your expertise in ASIC Physical Design from RTL to GDS, you will be responsible for synthesis, floorplanning, place and route, extraction, timing analysis, physical verification and formal verification. You will collaborate closely with architecture and RTL teams to ensure successful project execution.